raspberrypi/rpi-eeprom
1
0
Fork 0
mirror of https://github.com/raspberrypi/rpi-eeprom.git synced 2026-01-20 21:13:36 +08:00
Code Issues Packages Projects Releases Wiki Activity

pieeprom-2024-07-30: 2712: Optimized SDRAM timings for Pi5 8GB (latest)

Browse Source 
* Optimize all-banks/per-bank refresh timings for Pi5 8GB
* Improve compatibility for booting from some USB SD card readers
    https://github.com/raspberrypi/rpi-eeprom/issues/527
* Add enable_rp1_uart=1 to config.txt to initialise RP1 UART0 immediately
  prior to starting the ARMs get earlycon on 40-pin header (pins 14,15)
  Also requires pciex4_reset=0 in config.txt
  earlycon=pl011,0x1f00030000,115200n8
This commit is contained in:
Tim Gover
2024-07-30 17:26:28 +01:00
committed by timg236
parent f7aa474cb2
commit 945d708fd0
2 changed files with 9 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

BIN
firmware-2712/latest/pieeprom-2024-07-30.bin Normal file
View File

Binary file not shown.

9
firmware-2712/release-notes.md
View File

@@ -1,5 +1,14 @@
# Raspberry Pi5 bootloader EEPROM release notes # Raspberry Pi5 bootloader EEPROM release notes
## 2024-07-30: Optimized SDRAM timings for Pi5 8GB (default)
* Optimize all-banks/per-bank refresh timings for Pi5 8GB
* Improve compatibility for booting from some USB SD card readers
https://github.com/raspberrypi/rpi-eeprom/issues/527
* Add enable_rp1_uart=1 to config.txt to initialise RP1 UART0 immediately
prior to starting the ARMs get earlycon on 40-pin header (pins 14,15)
Also requires pciex4_reset=0 in config.txt
earlycon=pl011,0x1f00030000,115200n8
## 2024-07-25: Support CM4 nEXTRST on CM5 ## 2024-07-25: Support CM4 nEXTRST on CM5
* Drive nEXTRST on CM5 for CM4IO compatibility. * Drive nEXTRST on CM5 for CM4IO compatibility.
* Preliminary changes for CM5 Lite. * Preliminary changes for CM5 Lite.